Fix C3 ADC2 channel assignment
This commit is contained in:
parent
748512f849
commit
df76905408
@ -38,6 +38,7 @@ and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0
|
|||||||
- ESP32-S3: Move PSRAM related function to RAM (#546)
|
- ESP32-S3: Move PSRAM related function to RAM (#546)
|
||||||
- ADC driver will now apply attenuation values to the correct ADC's channels. (#554)
|
- ADC driver will now apply attenuation values to the correct ADC's channels. (#554)
|
||||||
- Sometimes half-duplex non-DMA SPI reads were reading garbage in non-release mode (#552)
|
- Sometimes half-duplex non-DMA SPI reads were reading garbage in non-release mode (#552)
|
||||||
|
- ESP32-C3: Fix GPIO5 ADC channel id (#562)
|
||||||
|
|
||||||
### Changed
|
### Changed
|
||||||
|
|
||||||
|
|||||||
@ -337,7 +337,7 @@ pub mod implementation {
|
|||||||
|
|
||||||
impl_adc_interface! {
|
impl_adc_interface! {
|
||||||
ADC2 [
|
ADC2 [
|
||||||
(Gpio5, 4),
|
(Gpio5, 0),
|
||||||
]
|
]
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user