esp-hal/hil-test/tests/uart_tx_rx.rs
Jesse Braham 2a4e58a230
UART: Remove blocking version of read_bytes and rename drain_fifo to read_bytes instead (#2895)
* Remove `read_bytes` function, rename `drain_fifo` to `read_bytes`

* Update migration guide

* Update `CHANGELOG.md`

* Use `crate::interrupt::free` in `read_byte`

* Fix HIL test

* Only use `crate::interrupt:free` for ESP32
2025-01-07 10:02:29 +00:00

68 lines
1.5 KiB
Rust

//! UART TX/RX Test
//% CHIPS: esp32 esp32c2 esp32c3 esp32c6 esp32h2 esp32s2 esp32s3
#![no_std]
#![no_main]
use esp_hal::{
uart::{self, UartRx, UartTx},
Blocking,
};
use hil_test as _;
use nb::block;
struct Context {
rx: UartRx<'static, Blocking>,
tx: UartTx<'static, Blocking>,
}
#[cfg(test)]
#[embedded_test::tests(default_timeout = 3)]
mod tests {
use super::*;
#[init]
fn init() -> Context {
let peripherals = esp_hal::init(esp_hal::Config::default());
let (rx, tx) = hil_test::common_test_pins!(peripherals);
let tx = UartTx::new(peripherals.UART0, uart::Config::default(), tx).unwrap();
let rx = UartRx::new(peripherals.UART1, uart::Config::default(), rx).unwrap();
Context { rx, tx }
}
#[test]
fn test_send_receive(mut ctx: Context) {
let byte = [0x42];
ctx.tx.flush().unwrap();
ctx.tx.write_bytes(&byte).unwrap();
let read = block!(ctx.rx.read_byte());
assert_eq!(read, Ok(0x42));
}
#[test]
fn test_send_receive_bytes(mut ctx: Context) {
let bytes = [0x42, 0x43, 0x44];
let mut buf = [0u8; 3];
ctx.tx.flush().unwrap();
ctx.tx.write_bytes(&bytes).unwrap();
let mut bytes_read = 0;
loop {
bytes_read += ctx.rx.read_bytes(&mut buf[bytes_read..]);
if bytes_read == 3 {
break;
}
}
assert_eq!(bytes_read, 3);
assert_eq!(buf, bytes);
}
}