447411fb58
* Rework hal initialization * Turn sw interrupt control into a virtual peripheral * Return a tuple instead of a named struct * Fix docs * Remove SystemClockControl * Move software interrupts under interrupt * Re-document what's left in system * Update time docs * Update sw int docs * Introduce Config * Fix tests * Remove redundant inits * Doc * Clean up examples&tests * Update tests * Add changelog entry * Start migration guide * Restore some convenience-imports * Remove Config from prelude
55 lines
1.3 KiB
Rust
55 lines
1.3 KiB
Rust
//! UART Test
|
|
//!
|
|
//! Folowing pins are used:
|
|
//! TX GPIP2
|
|
//! RX GPIO3
|
|
//!
|
|
//! Connect TX (GPIO2) and RX (GPIO3) pins.
|
|
|
|
//% CHIPS: esp32 esp32c2 esp32c3 esp32c6 esp32h2 esp32s2 esp32s3
|
|
//% FEATURES: generic-queue
|
|
|
|
#![no_std]
|
|
#![no_main]
|
|
|
|
use esp_hal::{gpio::Io, peripherals::UART0, uart::Uart, Async};
|
|
use hil_test as _;
|
|
|
|
struct Context {
|
|
uart: Uart<'static, UART0, Async>,
|
|
}
|
|
|
|
#[cfg(test)]
|
|
#[embedded_test::tests(executor = esp_hal_embassy::Executor::new())]
|
|
mod tests {
|
|
use defmt::assert_eq;
|
|
|
|
use super::*;
|
|
|
|
#[init]
|
|
async fn init() -> Context {
|
|
let (peripherals, clocks) = esp_hal::init(esp_hal::Config::default());
|
|
|
|
let io = Io::new(peripherals.GPIO, peripherals.IO_MUX);
|
|
|
|
let uart =
|
|
Uart::new_async(peripherals.UART0, &clocks, io.pins.gpio2, io.pins.gpio3).unwrap();
|
|
|
|
Context { uart }
|
|
}
|
|
|
|
#[test]
|
|
#[timeout(3)]
|
|
async fn test_send_receive(mut ctx: Context) {
|
|
const SEND: &[u8] = &*b"Hello ESP32";
|
|
let mut buf = [0u8; SEND.len()];
|
|
|
|
ctx.uart.flush_async().await.unwrap();
|
|
ctx.uart.write_async(&SEND).await.unwrap();
|
|
ctx.uart.flush_async().await.unwrap();
|
|
|
|
ctx.uart.read_async(&mut buf[..]).await.unwrap();
|
|
assert_eq!(&buf[..], SEND);
|
|
}
|
|
}
|