d5e4995777
* uart: allow driver to init as blocking or async * adds a mode type param to Uart types * remove #[interrupt] usage * add constructor for blocking and async modes * blocking constructor takes optional interrupt * async chooses the correct handler to bind at runtime * moves interrupt enable for uart into the driver * changelog
75 lines
1.6 KiB
Rust
75 lines
1.6 KiB
Rust
//! UART Test
|
|
//!
|
|
//! Folowing pins are used:
|
|
//! TX GPIP2
|
|
//! RX GPIO4
|
|
//!
|
|
//! Connect TX (GPIO2) and RX (GPIO4) pins.
|
|
|
|
#![no_std]
|
|
#![no_main]
|
|
|
|
use defmt_rtt as _;
|
|
use embedded_hal_02::serial::{Read, Write};
|
|
use esp_hal::{
|
|
clock::ClockControl,
|
|
gpio::IO,
|
|
peripherals::{Peripherals, UART0},
|
|
prelude::*,
|
|
uart::{
|
|
config::{Config, DataBits, Parity, StopBits},
|
|
TxRxPins,
|
|
Uart,
|
|
},
|
|
Blocking,
|
|
};
|
|
use nb::block;
|
|
|
|
struct Context {
|
|
uart: Uart<'static, UART0, Blocking>,
|
|
}
|
|
|
|
impl Context {
|
|
pub fn init() -> Self {
|
|
let peripherals = Peripherals::take();
|
|
let system = peripherals.SYSTEM.split();
|
|
let clocks = ClockControl::boot_defaults(system.clock_control).freeze();
|
|
let io = IO::new(peripherals.GPIO, peripherals.IO_MUX);
|
|
let pins = TxRxPins::new_tx_rx(
|
|
io.pins.gpio2.into_push_pull_output(),
|
|
io.pins.gpio4.into_floating_input(),
|
|
);
|
|
let config = Config {
|
|
baudrate: 115200,
|
|
data_bits: DataBits::DataBits8,
|
|
parity: Parity::ParityNone,
|
|
stop_bits: StopBits::STOP1,
|
|
};
|
|
|
|
let uart = Uart::new_with_config(peripherals.UART0, config, Some(pins), &clocks, None);
|
|
|
|
Context { uart }
|
|
}
|
|
}
|
|
|
|
#[cfg(test)]
|
|
#[embedded_test::tests]
|
|
mod tests {
|
|
use defmt::assert_eq;
|
|
|
|
use super::*;
|
|
|
|
#[init]
|
|
fn init() -> Context {
|
|
Context::init()
|
|
}
|
|
|
|
#[test]
|
|
#[timeout(3)]
|
|
fn test_send_receive(mut ctx: Context) {
|
|
ctx.uart.write(0x42).ok();
|
|
let read = block!(ctx.uart.read());
|
|
assert_eq!(read, Ok(0x42));
|
|
}
|
|
}
|