4e9e1d1fea
* Begin working on `PeripheralClockControl` for the ESP32-H2 * Update `UART` driver to add H2 support * Update `TIMG` driver to add H2 support * Update the hello_world example to use `TIMG` and `UART`
65 lines
999 B
TOML
65 lines
999 B
TOML
[device]
|
|
arch = "riscv"
|
|
cores = "single_core"
|
|
|
|
peripherals = [
|
|
# Peripherals available in the PAC:
|
|
# "aes",
|
|
"apb_saradc",
|
|
# "assist_debug",
|
|
# "ds",
|
|
# "ecc",
|
|
"efuse",
|
|
# "gdma",
|
|
"gpio",
|
|
# "hmac",
|
|
# "hp_apm",
|
|
# "hp_sys",
|
|
# "i2c0",
|
|
# "i2c1",
|
|
# "i2s0",
|
|
"interrupt_core0",
|
|
"intpri",
|
|
"io_mux",
|
|
# "ledc",
|
|
# "lp_ana",
|
|
# "lp_aon",
|
|
# "lp_apm",
|
|
"lp_clkrst",
|
|
# "lp_peri",
|
|
# "lp_timer",
|
|
"lp_wdt",
|
|
# "mcpwm0",
|
|
# "mem_monitor",
|
|
# "modem_lpcon",
|
|
# "modem_syscon",
|
|
# "otp_debug",
|
|
# "parl_io",
|
|
# "pau",
|
|
# "pcnt",
|
|
"pcr",
|
|
# "pmu",
|
|
# "rmt",
|
|
# "rng",
|
|
# "rsa",
|
|
# "sha",
|
|
# "soc_etm",
|
|
# "spi0",
|
|
# "spi1",
|
|
# "spi2",
|
|
"systimer",
|
|
# "tee",
|
|
"timg0",
|
|
"timg1",
|
|
# "trace",
|
|
# "twai0",
|
|
"uart0",
|
|
"uart1",
|
|
# "uhci0",
|
|
# "usb_device",
|
|
|
|
# Additional peripherals defined by us (the developers):
|
|
"adc",
|
|
"plic",
|
|
]
|