esp-hal

GetLitFam/esp-hal

Fork 0

Commit Graph

Author SHA1 Message Date

Author	SHA1	Message	Date
bjoernQ	94bbdac00e	Add support for radio peripheral clock control	2023-03-27 10:26:45 +02:00
Björn Quentin	c1fa400e7c	RISCV: Separate PLIC and non-PLIC (#428 ) * RISCV: Separate PLIC and non-PLIC * De-duplicate code * Write 0 to INTR_MAP again to disable peripheral interrupts * Limit visibility of `get_assigned_cpu_interrupt`	2023-03-09 10:57:49 -08:00
Jesse Braham	984b7fc042	Refactor chip-specific code into `esp_hal_common::soc` module (#412 ) * Create an `soc` module with a submodule for each chip, move `peripherals` in * Move the `cpu_control` module into `soc` * Move the `efuse` module into `soc` * Refactor type definitions from `gpio` module into `soc` * Put all embassy-related files in a common directory * Change visibility of `GpioPin` constructor	2023-02-28 07:49:41 -08:00

bjoernQ

94bbdac00e

Add support for radio peripheral clock control

2023-03-27 10:26:45 +02:00

Björn Quentin

c1fa400e7c

RISCV: Separate PLIC and non-PLIC (#428 )

* RISCV: Separate PLIC and non-PLIC

* De-duplicate code

* Write 0 to INTR_MAP again to disable peripheral interrupts

* Limit visibility of `get_assigned_cpu_interrupt`

2023-03-09 10:57:49 -08:00

Jesse Braham

984b7fc042

Refactor chip-specific code into esp_hal_common::soc module (#412 )

* Create an `soc` module with a submodule for each chip, move `peripherals` in

* Move the `cpu_control` module into `soc`

* Move the `efuse` module into `soc`

* Refactor type definitions from `gpio` module into `soc`

* Put all embassy-related files in a common directory

* Change visibility of `GpioPin` constructor

2023-02-28 07:49:41 -08:00

3 Commits